Modified gain boosting charge pump for low current mismatch and high performance phase-lock loop
نویسنده
چکیده
In conventional CMOS charge pump circuits there are some current mismatching characteristics which result in a phase offset in phase-locked loop circuits. This paper presents a new charge pump circuit after scrutinizing the deeper examination of the existing current mismatch problem. It combines an error amplifier with reference current sources to achieve good current matching characteristics and lower phase noises, and at the same time it can eliminate charge sharing by using charge removal transistors. In addition to gain-boosting, used to increase the output impedance of the CP, a low-voltage cascode current mirror is used to enhance current matching over process corners. A good matching of the CP is achieved with current mismatch equals to 0.6% in typical conditions and 1% over all process variations. The CP output compliance voltage range of 1 Department of Electronics and Communication Engineering, Vivekanandha College of Engineering for women, Tiruchengode, Taminadu, India, e-mail: [email protected]. 2 Department of Electronics and Communication Engineering, Government College of Engineering, Salem, Tamilnadu, e-mail: [email protected] Article Info: Revised : July 26, 2011. Published online : August 31, 2011. 50 Modified gain boosting charge pump ... 0.1-1.8 V is achieved for 1.8-V supply voltage. The circuit was designed using 0.18um TSMC CMOS technology and simulated by Spectre tools.
منابع مشابه
Phase-Locked Loop with High stability against process variation and Gain- Boosting Charge Pump for Current Matching characteristics
The charge pump (CP) circuit is a key element in a phaselocked loop (PLL). Its function is to transform the Up and Down signals from the phase/frequency detector into current. In CMOS CPs, which have Up and Down switches made of p-channel MOS and n-channel MOS, respectively, a current mismatch occurs when dumping the charge to the loop filter. This current mismatch of the CP in the PLL generate...
متن کاملDesign of High Gain, High Bandwidth Op-Amp for Reduction of Mismatch Currents in Charge Pump PLL in 180 nm CMOS Technology
The designing of charge pump with high gain OpAmp is a challenging task for getting faithful response .Design of high performance phase locked loop require ,a design of high performance charge pump .We have designed a operational amplifier for reducing the error caused by high speed glitch in a transistor and mismatch currents . A separate Op-Amp has designed in 180 nm CMOS technology by CADENC...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملAn Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump PLL's
The high performance of today's digital phase-lock loop makes it the preferred choice for generation of stablee low noisee tunable local oscillators in wireless communications applicationss This paper investigates the design of passive loop filters for Frequency Synthesizers utilizing a Phase-Frequency Detector and a current switch charge pump such as National Semiconductor's PLLatinum TM Serie...
متن کاملDesign and Implementation of Modified Charge Pump for Phase Locked Loop
-A PLL is a closed loop system that locks the phase of an output signal to an input reference signal. The term “lock” refers to a constant or zero phase difference between two signals. The components of PLL are the Phase Frequency Detector (PFD), the charge pump (CP), the low pass filter (LPF), and the voltage controlled oscillator (VCO). In which the charge pump has been modified in order to o...
متن کامل